Search form

Main menu

My Account Menu

Architecting a UVM Testbench

Other sessions in this course:
A higher level of access is required to use this session.

Please register or login to view.

Architecting a UVM Testbench Session | Subject Matter Expert - Tom Fitzpatrick | Advanced UVM Course

Session Details

This session covers the basic architecture of a UVM testbench, including the introduction of the Agent/UVC component that encapsulates protocol-specific interactions with the DUT. It also shows how to instantiate and connect multiple components.