Boosting Regression Throughput by Reusing Setup Phase Simulation
This paper will discuss different types of designs (Verilog, VHDL, System Verilog) and use case scenarios (long running setup phases), that are suitable for this checkpoint and restore methodology.
Full-access members only
Register your account to view Boosting Regression Throughput by Reusing Setup Phase Simulation
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.