Bridging SoC HW/SW: Co-simulation Challenges and Solutions for X86, ARM, RISC-V Based SoC Teams
The Avery VIP team have created solutions in this space that can mix abstraction levels and software as stimulus for our SoC subsystem testbenches. We'll demonstrate how you can benefit from fast, productive verification, while in the simulation phase of your project, with our available Virtual In-Circuit Simulation VIP solutions.
Full-access members only
Register your account to view Bridging SoC HW/SW: Co-simulation Challenges and Solutions for X86, ARM, RISC-V Based SoC Teams
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.