The Missing Link: The Testbench to DUT Connection
This paper focuses on several methodologies used in practice to connect the testbench to the DUT. The most common approach is the use of SystemVerilog’s virtual interface. This is so common that people fail to investigate other methodologies that have merit in certain situations. The abstract class methodology has been presented before, but still seems to have barriers to adoption.
Full-access members only
Register your account to view The Missing Link: The Testbench to DUT Connection
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.