Academy Resource: A Tale of Two Technologies - ASIC & FPGA SoC Functional Verification Trends

Regression Webinar

Wednesday, Feb 12th-8:00 AM PST

Smart Regression: Optimize Regression Efficiency Using Questa Verification IQ Regression Navigator

New UVMF Release

The UVM Framework (UVMF) provides a jump-start for learning UVM and building UVM verification environments.

Download 2023.4_2

Simulation Webinar

Unlocking the Power of QuestaSim and Visualizer Integration

On-Demand

Safety & Security Webinar

Wednesday, Feb 19th-8:00 AM PST

FPGA Equivalence Checking from RTL to the Bitstream

Formal Security Webinar

Explore How to Protect Against Data Corruption with Formal Security Verification

On-Demand

Functional Safety Webinar

An End-to-End Functional Safety Solution for Automotive ICs Based on ISO 26262

On-Demand

Missing Forum Notifications?

Check out this blog post from Dave Rich on how to enable Forum Notifications.

Verification Horizons Blog

Debug Webinar

Wednesday, Mar 05th-8:00 AM PST

Faster Debug of Complex Testbenches Using Visualizer

FPU Webinar

Streamlining FPU Verification with an Alternative to C-reference Model Approaches

On-Demand

This content is reserved for members. Register new account or login to view.

Full-access members only

Register your account to view A Tale of Two Technologies - ASIC & FPGA SoC Functional Verification Trends

Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.