Efficient Modeling Styles and Methodology for Gate-Level Design Verification
The exploding complexity of IC systems have contributed to the increase in challenges to verifying these designs. It is not uncommon to find designs that contain anywhere from a few million gates to hundreds of millions of gates, straining the limits of functional verification based on traditional simulation technologies.
Full-access members only
Register your account to view Efficient Modeling Styles and Methodology for Gate-Level Design Verification
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.