Why not “Connect” using UVM Connect: Mixed Language communication got easier with UVMC (Paper)

Today's world deals with a lot of designs involving mixed languages like SystemVerilog (SV) and SystemC (SC). This paper describes an easy method of integrating these two languages, using TLM connections made via UVM Connect (UVMC). Using a UVMC example, this paper will demonstrate how to build, connect and execute a verification simulation with SystemVerilog and SystemC.

A higher level of access is required to view this content. Upgrade your account to view.

Full-access members only

Register your account to view Why not “Connect” using UVM Connect: Mixed Language communication got easier with UVMC (Paper)

Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.