Why Not Connect Using UVM Connect: Mixed Language Communication Got Easier with UVMC
This paper will demonstrate how to build, connect and execute a verification simulation with SystemVerilog and SystemC.
Full-access members only
Register your account to view Why Not Connect Using UVM Connect: Mixed Language Communication Got Easier with UVMC
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.