Random Directed Low-Power Coverage Methodology - A Smart Approach to Power Aware Verification Closure
With the advancement in the technology, low-power design and its verification is becoming more complex. Today’s
chips have multiple power domains each having multiple operating power modes and dynamically changing voltage
levels.
Full-access members only
Register your account to view Random Directed Low-Power Coverage Methodology - A Smart Approach to Power Aware Verification Closure
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.