• Skip to main content

User2User - Munich

Tuesday, May 13th-8:00 AM PDT

Check out the User2User Europe 2025 conference session catalog and plan the sessions you'll attend.

Register Now!

User2User - Santa Clara

Tuesday, May 20th-8:00 AM PDT

Check out the User2User North America 2025 conference session catalog and plan the sessions you'll attend.

Register Now!

Productivity Webinar

Wednesday, May 21st-8:00 AM PDT

Solving the Semiconductor Verification Crisis: From Problem to Productivity

Register Now!

Traceability Webinar

Wednesday, May 28th-8:00 AM PDT

Streamlining Requirements Traceability Using Questa Verification IQ Testplan Author

Register Now!

Verification Academy Live

Tuesday, Jun 03rd-6:30 AM PDT

Hudson, MA | American Heritage Museum

Register Now!

Verification Academy Live

Thursday, Jun 05th-7:30 AM PDT

Huntsville, AL | Siemens Training Center

Register Now!
SIEMENS Verification Academy
  • Log In
  • Register
  • Topics

    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • UVM
    • Simulation & Debug
    • Methodology & Standards
    • Questa Design Solutions
    • Verification Management & IP
    UVM
    • UVM Connect
    • UVM Framework
    • SystemVerilog
    Simulation & Debug
    • Simulation
    • Debug
    Methodology & Standards
    • Coverage
    • FPGA Verification
    • Functional Safety
    • Low Power
    Questa Design Solutions
    • Clock-Domain Crossing
    • Formal Verification
    • Reset-Domain Crossing
    Verification Management & IP
    • Verification IQ
    • Verification IP
    • Verification Planning
    All Topics
  • Cookbooks

    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM
    • Guidelines & Migration
    • Class Reference
    • Coverage
    UVM
    • UVM Basics
    • UVM Testbench
    • UVM Configuring a Test Environment
    • UVM Analysis Components & Techniques
    • UVM Sequences
    • UVM Messaging System
    • UVM Stimulus Techniques
    • UVM Register Abstraction Layer
    • UVM Debugging
    • UVM Connect
    Guidelines & Migration
    • SystemVerilog Coding
    • SystemVerilog Performance
    • UVM Coding
    • UVM Performance
    • UVM 1800.2
    • UVM 1.2
    • OVM to UVM
    • Deployment
    • Code Examples
    Class Reference
    • UVM 1.2
    • UVM 1.1d
    • UVM 1.1c
    • UVM 1.1b
    • UVM 1.1a
    Coverage
    • Coverage Metrics and Process (Theory)
    • Coverage Examples (Practice)
    • Appendices
    All Cookbooks
  • All Content

    Browse all content in the Verification Academy

    • By Type
    • By Video
    • By Tag
    • By Audience
    By Type
    • Article
    • Cookbook
    • Resource
    • Track
    By Video
    • Demo
    • Lesson
    • Seminar
    • Session
    • Webinar
    By Tag
    • SystemVerilog
    • AI/ML
    • UVMF
    • Testbench
    • Industry Trends
    By Audience
    • Beginner
    • Intermediate
    • Advanced
    All Content
  • Forums

    • Forums
    • By Tags
    • By Topic Status
    Forums
    • UVM
    • SystemVerilog
    • Coverage
    By Tags
    • Assertion
    • SystemVerilog
    • Constraint
    • Sequence
    • RAL
    By Topic Status
    • By Latest
    • By Unsolved
    • By Solved
    All Forums
  • More

    • Verification Academy
    • Siemens EDA
    • Siemens Learning Center
    Verification Academy
    • VA Live - Webinars
    • VA Live - On-Demand
    • Verification Horizons Blog
    • About Us
    • Contact Us
    Siemens EDA
    • Events & Webinars
    • VA Live 2025
    • osmosis 2025
    • User2User 2025
    • Verification Jobs @ Siemens
    Siemens Learning Center
    • Learning Memberships
    • Learning Labs
    • On-Demand Training
    • Instructor Led
    • Badging and Certification
    VA Live - Webinars
    • Streamlining Requirements Traceability
    • Solving the Semiconductor Verification Crisis
    • Enhancing Defect Coverage in DFT
    VA Live - On-Demand
    • Ethernet 1.6T, Infiniband, UALink, and UEC Verification
    • Securing your FPGA Design from RTL through to the Bitstream
    • Faster Debug Using QuestaSim Interactive Coverage Analysis
    • Accelerate Root Cause Analysis and Reduce Debug Turnaround Time with Questa Verification IQ Regression Navigator
    Verification Horizons Blog
    • Closing the Gap in Software Skills for Verification Engineers
    • Accellera announces fee-free availability of IEEE Std. 1801™-2024
    • Got Coverage?
    VA Live 2025
    • Hudson, MA | June 3rd
    • Huntsville, AL | June 5th
    • Post Event Archive

Breadcrumbs

  1. Home
  2. Topics
  3. Low Power

Power Aware Verification

This track introduces the IEEE Std 1801 Unified Power Format (UPF) for specification of active power management architectures and covers the use of UPF in simulation-based power aware verification.

  • Low Power

Erich Marschner

Last Updated Apr 2013
  • UPF
  • Low Power
  • Power Aware
  • IEEE 1801
Begin Track

Track Navigation

Jump to item

  • Power Aware Verification
  • 1. Introduction to Power Aware Verification
  • 2. Overview of UPF
  • 3. Getting Started with UPF
  • 4. A Simple UPF Example
  • 5. UPF 2.0 Enhancements
  • 6. Using Supply Sets
  • 7. An Enhanced UPF Example
  • 8. Questa Simulation - Power Aware
  • 9. Questa Visualizer - Power Aware Debug
  • Sessions

    • Introduction to Power Aware Verification

      This session introduces the IEEE Std 1801 Unified Power Format (UPF).

      Track Apr 08, 2013 by Erich Marschner

      • Low Power

    • Overview of UPF

      This session gives a quick, high-level overview of the evolution of the UPF standard.

      Track Apr 08, 2013 by Erich Marschner

      • Low Power

    • Getting Started with UPF

      This session presents the core commands and options in UPF 1.0 subset.

      Track Apr 08, 2013 by Erich Marschner

      • Low Power

    • A Simple UPF Example

      This session presents an extended example illustrating the usage of the UPF 1.0 subset.

      Track Apr 08, 2013 by Chuck Seeley

      • Low Power

    • UPF 2.0 Enhancements

      This session presents UPF 2.0 commands and options that improve usability and provide greater flexibility.

      Track Apr 08, 2013 by Chuck Seeley

      • Low Power

    • Using Supply Sets

      This session presents the UPF 2.0 concept of a “supply set” and the related commands and options used for defining and using supply sets.

      Track Apr 29, 2013 by Chuck Seeley

      • Low Power

    • An Enhanced UPF Example

      This session presents an extended example illustrating the usage of the UPF 2.0 features of IEEE Std 1801 UPF for specification of the power management architecture for a simple design.

      Track May 31, 2013 by Chuck Seeley

      • Low Power

    • Questa Simulation - Power Aware

      In this demo, you will learn the UPF based Power Aware features available in Questa PASim.

      Track May 12, 2015 by Chuck Seeley

      • Low Power

    • Questa Visualizer - Power Aware Debug

      In this demo, you will learn the UPF based Power Aware Debug features available in Visualizer with Questa PASim.

      Track Mar 18, 2016 by Chuck Seeley

      • Debug

  • Overview

    Today’s increasingly complex SoCs are typically used in portable systems that must also support increasingly longer battery life and therefore must minimize power consumption. Even non-portable systems must avoid wasting energy, to minimize both power and cooling costs. In both cases, active power management is required to ensure energy efficiency.

    Although active power management enables the design of low power chips and systems, it also creates many new verification challenges. This track introduces the IEEE Std 1801 Unified Power Format (UPF) for specification of active power management architectures and covers the use of UPF in simulation-based power aware verification.

SIEMENS Siemens Digital Industries Software
Portfolio
  • Cloud
  • Design, Manufacturing and PLM Software
  • Electronic Design Automation
  • Insights Hub
  • Mendix
How to Buy
  • Buying with Siemens
  • Buy Online
  • Partners
  • Academics
  • Renewals
  • Refund Policy
Siemens
  • About Us
  • Careers
  • Community
  • Events
  • Leadership
  • News and Press
  • Trust Center
Contact
  • VA - Contact Us
  • HLS - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Provide Feedback
  • Report Piracy

© Siemens 2025

  • Terms of Use
  • Privacy Policy
  • Cookie Statement
  • DMCA
  • Whistleblowing