Built-in Register Sequences
The UVM package contains a library of automatic test sequences which are based on the register model. These sequences can be used to do basic tests on registers and memory regions within a DUT.
![](https://res.cloudinary.com/dlzix82l9/image/upload/f_auto/v1689699552/UVM-Cookbook/Registers-Chapter/uvm-cookbook_built-in-register-sequences_inwkmk.jpg)
Full-access members only
Register your account to view Built-in Register Sequences
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.