UVM: Registers/Complex Address Maps
In SoC design, the address mapping of registers and memory is often more complex than a single map. When there are several masters in a system, then they often have a different view of the register map, i.e. the same register will appear at different addresses depending on which bus master is accessing it. Another common scenario is for the address map to be dynamic.
