Search Results
Filters
Advanced Search
1772 Results
-
DAC 2019 Academy PDF Presentation: Questa Verification IP and Portable Stimulus Maximize Your UVM Productivity
Resource - Jul 11, 2019 by
-
Clock-Domain Crossing Analyses and Verification
Webinar - Jul 10, 2019 by Kurt Takara
This session explains the importance of a complete CDC methodology to produce error-free silicon.
-
Clock-Domain Crossing Analyses and Verification
Resource (Slides) - Jul 10, 2019 by Kurt Takara
This session explains the importance of a complete CDC methodology to produce error-free silicon.
-
DAC 2019 Academy PDF Presentation: Debugging Your Design in a Heterogeneous Environment
Resource - Jul 10, 2019 by
-
DAC 2019 Academy PDF Presentation: Portable Stimulus: Is It Revolution or Evolution?
Resource - Jul 09, 2019 by
-
Transaction Recording & Debug with Questa & Visualizer
Webinar - Jun 20, 2019 by Rich Edelman
This session will explore the Transaction Recording (TR) and debug capabilities of Questa Sim and how they can be applied in the context of a UVM testbench.
-
Integrated Approach to Power Domain/Clock-Domain Crossing Checks
Webinar - Jun 20, 2019 by Ashish Amonkar
Power Aware/CDC simulations play an important role in System Resources block verification. The session discusses overcoming challenges in making the testbench work seamlessly across NON_PA and PA configurations.
-
UVM Framework + Questa Verification IP A Winning Combination
Webinar - Jun 20, 2019 by Matthew Pumar
In this session, you will learn how Microsoft was able to take advantage of our automation capabilities to close on verification goals faster, with more debuggability, and an overall increase in productivity by using Questa VIP with the UVM Framework.
-
A Specification-Driven Methodology for the Design and Verification of Reset Domain Crossing Logic
Resource (Technical Paper) - Jun 11, 2019 by Kurt Takara
Traditional reset design and verification techniques have not evolved to address this increase in complexity. In order to avoid ad-hoc reset methods, this paper presents a specification-driven methodology to enable the design and verification of reset domain crossing (RDC) paths in large SoC designs. This methodology is a 3-step process that provides a requirements-based approach for RDC design and verification.
-
A Specification-Driven Methodology for the Design and Verification of RDC Logic
Paper - Jun 11, 2019 by Kurt Takara
With the increasing complexity of today's System-on-a-Chip (SoC) designs, reset architectures have also increased in complexity. Traditional reset design and verification techniques have not evolved to address this increase in complexity. In order to avoid ad-hoc reset methods, this paper presents a specification-driven methodology to enable the design and verification of reset domain crossing (RDC) paths in large SoC designs.
-
Reusable UPF - Transitioning from RTL to Gate Level Verification
Resource (Technical Paper) - Jun 11, 2019 by
-
SystemC FMU for Verification of Advanced Driver Assistance Systems
Article - Jun 03, 2019 by Keroles Khalil, Magdy A. El-Moursy - Siemens EDA
An integrated framework to simulate electronic systems (including digital and analog devices) with the mechanical parts of a heterogeneous automotive system is presented. The electronic system, consisting of many electronic control units (ECUs), is modeled to simulate the mechatronic system functionality. The recently developed functional mock-up interface standard approach is used to create a model for a complex cyber-physical automotive system.
-
Fun with UVM Sequences - Coding and Debugging
Article - Jun 03, 2019 by Rich Edelman
In a SystemVerilog UVM 2 testbench, most activity is generated from writing sequences. This article will outline how to build and write basic sequences, and then extend into more advanced usage. The reader will learn about sequences that generate sequence items; sequences that cause other sequences to occur and sequences that manage sequences on other sequencers. Sequences to generate out of order transactions will be investigated. Self-checking sequences will be written.
-
Creating Tests the PSS Way in SystemVerilog
Article - Jun 03, 2019 by Matthew Ballance
Portable Stimulus is one of the latest hot topics in the verification space. Siemens EDA, and other vendors, have had tools in this space for some time, and Accellera just recently released the Portable Test and Stimulus Standard, a standard language that can be used to capture Portable Stimulus semantics.
-
Formal Bug Hunting with “River Fishing” Techniques
Article - Jun 03, 2019 by Mark Eslinger
Formal verification has been used successfully to verify today’s SoC designs. Traditional formal verification, which starts from time 0, is good for early design verification, but it is inefficient for hunting complex functional bugs. Based on our experience, complex bugs happen when there are multiple interactions of events happening under uncommon scenarios.
-
Auto-Generating Implementation-Level Sequences for PSS
Article - Jun 03, 2019 by Amanjyot Kaur, Louie De Luna - Agnisys
The Portable Test and Stimulus Standard (PSS) v1.0a aims to help the user describe the high-level test intent and create code for any downstream verification platform.
-
UVMF, Beyond the ALU Generator Tutorial Extending Actual Test Control of the DUT Inputs
Article - Jun 03, 2019 by George Stevens - DesignLinx Solutions
The basis of this article was derived from practical experience. The scenario was this: “Here is a DUT specification, we have no UVM environment for you to start with as a template, so go and find out how to generate one with Siem ens EDA ’s UVM Framework (UVMF) template generation methodology.”
-
SystemVerilog Constrained Random Handbook
Resource (Reference Documentation) - May 28, 2019 by
-
Random Directed Low-Power Coverage Methodology - A Smart Approach to Power Aware Verification Closure
Resource (Technical Paper) - May 22, 2019 by Madhur Bhargava
With the advancement in the technology, low-power design and its verification is becoming more complex. Today’s chips have multiple power domains each having multiple operating power modes and dynamically changing voltage levels.
-
Debugging Functional Coverage Models: Get the Most of Out of Your Cover Crosses
Resource (Technical Paper) - May 13, 2019 by Mennatallah Amer
Applying hole analysis on each cover cross independently can lead to misleading results and is sometimes prohibitive due to the sheer number of crosses. Additionally, we introduce a metric, hole effect, that is proportional to the coverage gains that would result upon resolving the highlighted hole. We evaluate our approach on a real processor’s data processing unit to validate its applicability and usefulness for debugging complex functional coverage models.
-
Debugging Functional Coverage Models: Get the Most Out of Your Cover Crosses
Paper - May 13, 2019 by Mennatallah Amer
Functional coverage models have grown in complexity to account for the increasing demands of designs today. Traditional and even advanced analysis techniques have yet to evolve to provide the verification engineer with actionable insights on how to debug their functional coverage model. In this paper, we generalize advanced hole analysis techniques to be able to get the most out of cover groups containing multiple cover crosses.
-
UVM and C Tests - Perfect Together
Article - May 13, 2019 by Rich Edelman
-
Block level testbench (.tgz)
Resource (Tarball) - Apr 19, 2019 by
-
Verification Acceleration for ASIC and FPGA Designs
Resource (Slides) - Apr 17, 2019 by Jerry Grula
Digital Circuit Verification and Validation Challenges
-
UVM Monitor
Resource (Tarball) - Apr 02, 2019 by