|
Bitwise toggle coverage for a bitvector
|
|
31
|
39572
|
May 10, 2020
|
|
What is the difference between uvm_config_db and uvm_resource_db?
|
|
17
|
42523
|
July 23, 2024
|
|
Bit slicing in systemVerilog
|
|
12
|
81123
|
January 4, 2019
|
|
What is the difference between @(posedge clk) begin end.... and @(posedge clk);?
|
|
15
|
68814
|
November 16, 2018
|
|
How to force dut internal signals in UVM environment
|
|
11
|
65548
|
September 30, 2020
|
|
Confusion over casting of classes
|
|
14
|
56379
|
October 25, 2018
|
|
Importance of the clone( ) method
|
|
17
|
45347
|
September 25, 2021
|
|
About type_id::create()
|
|
14
|
48391
|
January 24, 2020
|
|
SystemVerilog $feof()
|
|
18
|
42179
|
October 29, 2019
|
|
Difference Between UVM_OBJECT and UVM_COMPONENT
|
|
13
|
47473
|
January 15, 2018
|
|
Usage of Var
|
|
11
|
26974
|
March 15, 2023
|
|
Calling randomize() from a sequence
|
|
19
|
34275
|
July 1, 2009
|
|
How to define cross coverage for the selected range
|
|
12
|
39776
|
March 10, 2017
|
|
How do I connect inout ports?
|
|
10
|
39702
|
May 16, 2021
|
|
Generate block in SV
|
|
9
|
38158
|
December 19, 2016
|
|
How to define a condition for a covergroup (using iff)?
|
|
17
|
28165
|
November 7, 2021
|
|
OVM wrapper for Verilog Bfms?
|
|
26
|
22936
|
February 27, 2019
|
|
Do you `include or import?
|
|
11
|
34237
|
July 13, 2010
|
|
How to manage the seed of randomization?
|
|
9
|
34491
|
March 15, 2019
|
|
Calling of build phase?
|
|
26
|
20272
|
November 14, 2024
|
|
Uvm_component_utils with parameters
|
|
13
|
27943
|
January 24, 2020
|
|
USING std::randomize functio
|
|
12
|
28488
|
October 31, 2014
|
|
Virtual interface resolution cannot find a matching instance of interface
|
|
21
|
21808
|
November 21, 2016
|
|
How does forever behaves in fork block
|
|
13
|
26703
|
October 2, 2020
|
|
Randomizing the prime numbers
|
|
10
|
16818
|
June 26, 2024
|
|
Assertion to check for the toggle (0->1) of a signal
|
|
11
|
16086
|
November 15, 2019
|
|
Always block in task
|
|
17
|
23269
|
February 27, 2024
|
|
Accessing a generate block hierarchy
|
|
12
|
26709
|
August 31, 2016
|
|
Please format your code with markdown tags
|
|
13
|
25248
|
March 26, 2025
|
|
Vim Syntax highlighting for SystemVerilog and OVM
|
|
11
|
27237
|
March 4, 2011
|
|
How can I assign one interface to another interface without manually connecting all signals?
|
|
11
|
15210
|
August 30, 2022
|
|
Function new() overriding ? why should we call super.new() function in derived class constructor?
|
|
13
|
24513
|
July 13, 2018
|
|
Distributed weightage constraint
|
|
9
|
28895
|
January 19, 2021
|
|
The object at dereference depth 1 is being used before it was constructed/allocated. Please make sure that the object is allocated before using it
|
|
38
|
14621
|
November 30, 2021
|
|
SVA: Package for dynamic and range delays and repeats
|
|
13
|
23694
|
March 18, 2025
|
|
Hierarchial access for DUT signals
|
|
15
|
22123
|
November 29, 2016
|
|
Out of order in driver and scoreboard
|
|
11
|
25298
|
October 15, 2019
|
|
UVM Test is not comming out
|
|
17
|
19668
|
July 9, 2016
|
|
" uvm_do_on_with " constraint issue
|
|
9
|
25137
|
August 8, 2020
|
|
OVM Verbosity
|
|
13
|
20863
|
August 27, 2009
|
|
Array sum() method issue
|
|
11
|
22028
|
July 14, 2021
|
|
UVM Register Kit for OVM 2.1.2
|
|
20
|
16213
|
May 4, 2012
|
|
Global_stop_request() & $finish
|
|
17
|
17468
|
June 19, 2009
|
|
Using 'ref' with variables in interface
|
|
14
|
18768
|
April 11, 2019
|
|
How to use tlm_analysis_fifo?
|
|
14
|
18670
|
July 17, 2024
|
|
Method/function overloading
|
|
15
|
17985
|
November 7, 2024
|
|
Array of cover points in a covergroup
|
|
12
|
19748
|
July 14, 2021
|
|
Set_type_override_by_type
|
|
9
|
22323
|
April 7, 2017
|
|
Assigning elements of an virtual interface array?
|
|
14
|
18154
|
May 8, 2008
|
|
Getting error as unexpected identifier and error in class specification
|
|
17
|
16483
|
May 13, 2016
|