|
Bitwise toggle coverage for a bitvector
|
|
31
|
40388
|
May 10, 2020
|
|
Bit slicing in systemVerilog
|
|
12
|
82044
|
January 4, 2019
|
|
What is the difference between @(posedge clk) begin end.... and @(posedge clk);?
|
|
15
|
69869
|
November 16, 2018
|
|
How to force dut internal signals in UVM environment
|
|
11
|
66332
|
September 30, 2020
|
|
Confusion over casting of classes
|
|
14
|
57188
|
October 25, 2018
|
|
Importance of the clone( ) method
|
|
17
|
46048
|
September 25, 2021
|
|
About type_id::create()
|
|
14
|
49215
|
January 24, 2020
|
|
SystemVerilog $feof()
|
|
18
|
42653
|
October 29, 2019
|
|
Difference Between UVM_OBJECT and UVM_COMPONENT
|
|
13
|
48605
|
January 15, 2018
|
|
Usage of Var
|
|
11
|
27968
|
March 15, 2023
|
|
Calling randomize() from a sequence
|
|
19
|
34526
|
July 1, 2009
|
|
How to define cross coverage for the selected range
|
|
12
|
40043
|
March 10, 2017
|
|
How do I connect inout ports?
|
|
10
|
40587
|
May 16, 2021
|
|
How to define a condition for a covergroup (using iff)?
|
|
17
|
29153
|
November 7, 2021
|
|
Generate block in SV
|
|
9
|
38786
|
December 19, 2016
|
|
OVM wrapper for Verilog Bfms?
|
|
26
|
23265
|
February 27, 2019
|
|
Do you `include or import?
|
|
11
|
34743
|
July 13, 2010
|
|
Calling of build phase?
|
|
26
|
21292
|
November 14, 2024
|
|
How to manage the seed of randomization?
|
|
9
|
34794
|
March 15, 2019
|
|
Uvm_component_utils with parameters
|
|
13
|
28749
|
January 24, 2020
|
|
USING std::randomize functio
|
|
12
|
29434
|
October 31, 2014
|
|
Virtual interface resolution cannot find a matching instance of interface
|
|
21
|
22295
|
November 21, 2016
|
|
How does forever behaves in fork block
|
|
13
|
27253
|
October 2, 2020
|
|
Always block in task
|
|
17
|
23934
|
February 27, 2024
|
|
Assertion to check for the toggle (0->1) of a signal
|
|
11
|
16379
|
November 15, 2019
|
|
Randomizing the prime numbers
|
|
10
|
17035
|
June 26, 2024
|
|
Accessing a generate block hierarchy
|
|
12
|
27529
|
August 31, 2016
|
|
How can I assign one interface to another interface without manually connecting all signals?
|
|
11
|
15983
|
August 30, 2022
|
|
The object at dereference depth 1 is being used before it was constructed/allocated. Please make sure that the object is allocated before using it
|
|
38
|
15352
|
November 30, 2021
|
|
Vim Syntax highlighting for SystemVerilog and OVM
|
|
11
|
27569
|
March 4, 2011
|
|
Function new() overriding ? why should we call super.new() function in derived class constructor?
|
|
13
|
24841
|
July 13, 2018
|
|
SVA: Package for dynamic and range delays and repeats
|
|
13
|
24784
|
March 18, 2025
|
|
Distributed weightage constraint
|
|
9
|
29292
|
January 19, 2021
|
|
UVM Test is not comming out
|
|
20
|
20046
|
September 30, 2026
|
|
How to use first_match in assertion
|
|
13
|
13653
|
July 31, 2022
|
|
Hierarchial access for DUT signals
|
|
15
|
22440
|
November 29, 2016
|
|
Out of order in driver and scoreboard
|
|
11
|
25908
|
October 15, 2019
|
|
" uvm_do_on_with " constraint issue
|
|
9
|
25463
|
August 8, 2020
|
|
Array sum() method issue
|
|
11
|
23122
|
July 14, 2021
|
|
OVM Verbosity
|
|
13
|
21044
|
August 27, 2009
|
|
UVM Register Kit for OVM 2.1.2
|
|
20
|
16450
|
May 4, 2012
|
|
Global_stop_request() & $finish
|
|
17
|
17739
|
June 19, 2009
|
|
Using 'ref' with variables in interface
|
|
14
|
19290
|
April 11, 2019
|
|
How to use tlm_analysis_fifo?
|
|
14
|
19262
|
July 17, 2024
|
|
Method/function overloading
|
|
15
|
18600
|
November 7, 2024
|
|
Conditional Statement in Assertion Property
|
|
11
|
21023
|
May 18, 2018
|
|
Array of cover points in a covergroup
|
|
12
|
20079
|
July 14, 2021
|
|
What is the main purpose of get_response(rsp) method in master sequences
|
|
12
|
20054
|
February 17, 2023
|
|
Assigning elements of an virtual interface array?
|
|
14
|
18472
|
May 8, 2008
|
|
Getting error as unexpected identifier and error in class specification
|
|
17
|
16774
|
May 13, 2016
|