RAL read and auto_predict
|
|
0
|
497
|
May 4, 2022
|
Hanging register write
|
|
1
|
470
|
April 16, 2022
|
Combining all reg_models into one
|
|
3
|
851
|
March 7, 2022
|
RAL read and write issues to Design
|
|
9
|
1205
|
March 7, 2022
|
Functions inside apb adapter are not being called from the test sequence
|
|
2
|
645
|
February 23, 2022
|
What is difference between set_cfg and configure method in ral?
|
|
1
|
654
|
February 3, 2022
|
RAL mirror() method with UVM_CHECK not printing error messages
|
|
0
|
672
|
October 26, 2021
|
$cast failed using parameterised uvm_sequence_item class
|
|
8
|
1545
|
October 14, 2021
|
How do you assign different sequencers to different reg_map?
|
|
0
|
612
|
September 23, 2021
|
How do I get multiple transactions if register width is wider or narrower than bus width?
|
|
0
|
624
|
June 5, 2021
|
UVM_RAL: Why Predictor calling bus2reg function(Adapter) 2 times automatically?
|
|
10
|
4331
|
February 19, 2020
|
Setting endianness for every uvm_reg
|
|
2
|
1352
|
April 9, 2019
|
RAL :: get_reg_by_offset() method
|
|
4
|
5637
|
November 14, 2018
|
[RAL] Problems with Memory Frontdoor Write
|
|
0
|
1975
|
September 11, 2018
|
Uvm_mem access
|
|
5
|
1848
|
August 27, 2018
|
One register map for multiple agents?
|
|
4
|
3010
|
June 29, 2018
|
UVM Register layer writing/reading X values
|
|
5
|
2133
|
June 19, 2018
|
UVM_REG_BLOCK from UVM_REG
|
|
1
|
2757
|
May 22, 2018
|
UVM_RAL Frontdoor methods
|
|
1
|
1963
|
April 24, 2018
|
RAL - clear on read registers
|
|
7
|
2927
|
April 18, 2018
|
RAL: uvm_reg_map base address does not work
|
|
3
|
2375
|
March 5, 2018
|
UVM RAL LIBRARY BUG OR
|
|
4
|
1607
|
March 1, 2018
|
How to set_compare(UVM_NO_CHECK) to individual bits of register fields?
|
|
2
|
4696
|
February 27, 2018
|
UVM RAL, PIPELINE, BACK TO BACK
|
|
2
|
1610
|
February 12, 2018
|
How to update the mirror value of register
|
|
13
|
14066
|
February 9, 2018
|
Register Addressing RAL
|
|
0
|
1222
|
September 8, 2017
|
Broadcast register read/write with RAL
|
|
1
|
1874
|
September 7, 2017
|
Changing sequemcer handle in reg_seqs still triggers register writes
|
|
10
|
1615
|
May 15, 2017
|
UVM_RAL::Linking Mirror models for a register accessible through two addresses on the same physical interface
|
|
0
|
1013
|
April 20, 2017
|
How to make some registers of DUT as not Accessible to the customer
|
|
3
|
1686
|
November 14, 2016
|