Topics tagged logic

Topic	Replies	Views	Activity
Reg vs wire vs logic @SystemVerilog SystemVerilog SystemVerilog , reg , wire , logic	1	22436	December 28, 2013
Cube root SystemVerilog SystemVerilog , logic , systemverilog-Arrays-logics , uvm-sv-constraints	5	1120	May 28, 2022
What is the output? SystemVerilog SystemVerilog , logic , fork_join	3	865	May 5, 2022
Arranging zeroes in an array at odd indices SystemVerilog SystemVerilog , logic , systemverilog-Arrays , uvm-packed-unpacked-array-SV	3	980	May 2, 2022
Why is the variable a not randomizing with given constraints? SystemVerilog SystemVerilog , logic , uvm-sv-constraints , systemverilog-distribution-constraints	2	807	April 26, 2022
Constraints SystemVerilog SystemVerilog , logic , constraint-randomization , uvm-sv-constraints	5	1153	April 26, 2022
Fibonacci Series with negative numbers SystemVerilog SystemVerilog , logic , system-verilog-sum	1	877	April 19, 2022
Printing non-unique elements in an array SystemVerilog SystemVerilog , logic , systemverilog-Arrays	1	719	April 16, 2022
Shifting on signed arithmetic SystemVerilog SystemVerilog , logic , signed , unsigned	4	5158	July 15, 2021
SV checker implementation SystemVerilog SystemVerilog , logic , Checkers , SVA-Assertion-Systemverilog	1	1446	July 12, 2021
Port mismatch while connect interface and dut SystemVerilog SystemVerilog , wire , logic , interface	3	3263	June 6, 2021
Logic keyword SystemVerilog SystemVerilog , logic	3	1431	May 4, 2021
Disadvantage of logic SystemVerilog SystemVerilog , logic	4	1474	March 23, 2021
Why can't we declare and assign a logic type in one step? SystemVerilog SystemVerilog , logic	6	6211	February 11, 2021
Packed logic array, signed/unsigned SystemVerilog SystemVerilog , logic , packed , unsigned	2	3565	December 2, 2020
While loop logic SystemVerilog SystemVerilog , UVM , logic	1	1237	July 6, 2019
Wire vs Logic SystemVerilog SystemVerilog , wire , logic , Mapping-data-types , ports	2	17328	February 11, 2018
System verilog data type SystemVerilog SystemVerilog , logic	2	1427	January 24, 2018