| 
            
            
              Using assertion to detect glitch?
            
            
           | 
          
              
                 
              
              
                 
              
              
                 
              
              
                 
              
           | 
          
            7
           | 
          
            14458
           | 
          
            August 11, 2025
           | 
        
        
          | 
            
            
              Binding a module to another module's modport interface
            
            
           | 
          
              
                 
              
              
                 
              
           | 
          
            13
           | 
          
            201
           | 
          
            April 2, 2025
           | 
        
        
          | 
            
            
              SVA to check if there is any glitch in the signal between two toggles of the same signal
            
            
           | 
          
              
                 
              
              
                 
              
           | 
          
            1
           | 
          
            1037
           | 
          
            April 15, 2020
           | 
        
        
          | 
            
            
              Questions to exercise my SystemVerilog, Assertions and UVM skills
            
            
           | 
          
              
                 
              
              
                 
              
              
                 
              
              
                 
              
           | 
          
            3
           | 
          
            11339
           | 
          
            February 18, 2020
           | 
        
        
          | 
            
            
              Looking for
            
            
           | 
          
              
                 
              
           | 
          
            0
           | 
          
            1598
           | 
          
            October 27, 2016
           | 
        
        
          | 
            
            
              How to assert a property is false at every clock cycle?
            
            
           | 
          
              
                 
              
              
                 
              
           | 
          
            1
           | 
          
            2351
           | 
          
            October 18, 2016
           | 
        
        
          | 
            
            
              How we can write assertion for axi master slave for id maching and received data is correct as per master send awlen signal? reply plz
            
            
           | 
          
              
                 
              
              
                 
              
           | 
          
            3
           | 
          
            5485
           | 
          
            October 17, 2016
           | 
        
        
          | 
            
            
              Input needed: Assertion module initiated from UVM's Top module
            
            
           | 
          
              
                 
              
              
                 
              
           | 
          
            2
           | 
          
            2086
           | 
          
            September 10, 2016
           | 
        
        
          | 
            
            
              Review of AHB verification Agent: mainly on the inter class communication of REQ, RES between Driver and Sequence: Randomization for Burst mode: and Scoreboard comparison using associative storage
            
            
           | 
          
              
                 
              
              
                 
              
           | 
          
            2
           | 
          
            3336
           | 
          
            September 8, 2016
           | 
        
        
          | 
            
            
              Looking for an exercise materials to challenge myself in SystemVerilog and UVM preferably with solution
            
            
           | 
          
              
                 
              
              
                 
              
           | 
          
            2
           | 
          
            3850
           | 
          
            August 31, 2016
           | 
        
        
          | 
            
            
              Assertion to check response of a request between two control signals
            
            
           | 
          
              
                 
              
              
                 
              
           | 
          
            5
           | 
          
            4539
           | 
          
            June 30, 2016
           | 
        
        
          | 
            
            
              Assertion to check if all bits get set atleast once in simulation for a multibit vector
            
            
           | 
          
              
                 
              
              
                 
              
              
                 
              
           | 
          
            9
           | 
          
            4344
           | 
          
            May 29, 2016
           | 
        
        
          | 
            
            
              Assertion error
            
            
           | 
          
              
                 
              
              
                 
              
           | 
          
            3
           | 
          
            4821
           | 
          
            February 29, 2016
           | 
        
        
          | 
            
            
              Asserion help
            
            
           | 
          
              
                 
              
              
                 
              
           | 
          
            3
           | 
          
            1806
           | 
          
            November 10, 2015
           | 
        
        
          | 
            
            
              Disabling assertion until clock edge
            
            
           | 
          
              
                 
              
              
                 
              
              
                 
              
           | 
          
            2
           | 
          
            1835
           | 
          
            August 11, 2015
           | 
        
        
          | 
            
            
              False assertion failure due to incorrect sampling
            
            
           | 
          
              
                 
              
              
                 
              
           | 
          
            1
           | 
          
            1425
           | 
          
            July 14, 2015
           | 
        
        
          | 
            
            
              Overlapped implication and nonoverlapped imlplication
            
            
           | 
          
              
                 
              
              
                 
              
              
                 
              
              
                 
              
           | 
          
            5
           | 
          
            2210
           | 
          
            June 13, 2015
           | 
        
        
          | 
            
            
              Problem in how to write an assertion for indefinite delay
            
            
           | 
          
              
                 
              
              
                 
              
           | 
          
            1
           | 
          
            2223
           | 
          
            June 3, 2015
           | 
        
        
          | 
            
            
              Referring to a property local variable from outside of property
            
            
           | 
          
              
                 
              
              
                 
              
              
                 
              
              
                 
              
           | 
          
            6
           | 
          
            2284
           | 
          
            March 20, 2015
           | 
        
        
          | 
            
            
              Assertion to check if A does not rise between pulse B and Pulse C
            
            
           | 
          
              
                 
              
              
                 
              
              
                 
              
           | 
          
            4
           | 
          
            2432
           | 
          
            March 18, 2015
           | 
        
        
          | 
            
            
              [SVA] Sequence of data
            
            
           | 
          
              
                 
              
              
                 
              
           | 
          
            7
           | 
          
            3944
           | 
          
            March 14, 2015
           | 
        
        
          | 
            
            
              SVA All Commands ($past, $changed, $fell, ...)
            
            
           | 
          
              
                 
              
              
                 
              
           | 
          
            1
           | 
          
            2236
           | 
          
            March 13, 2015
           |