Checking clock period using system verilog assertion

SystemVerilog
,
10

In reply to ben@SystemVerilog.us:

I am new to system verilog assertions , i have read in the LRM that real data type is not allowed to be passed to property but in the above example of clock
checker it is being passed .

can you help me on this