Checking clock period using system verilog assertion

[silverace99]

In reply to ben@SystemVerilog.us:

I see. so by pulling all the variables into a function, you’ve moved the variable scope up to a level an error message can access. Very cool. Thanks Ben!