Checking clock period using system verilog assertion

SystemVerilog
,
5

In reply to ben@SystemVerilog.us:

thank u it was great help ,now the code is working
replacing || with && and current_time and clk_period should have same data type. :)