Checking clock period using system verilog assertion

[SAKET.KUMAR]

In reply to ben@SystemVerilog.us:

ok thanks ,it was very helpful