Checking clock period using system verilog assertion

SystemVerilog
,
8

In reply to ben@SystemVerilog.us:

Thank you for your answer. I could not look for this in LRM, since I did not know what this is called (sequenc_match_item). I do see it now.
BTW, I have your book (SystemVerilog Assertions Handbook) and just getting started with it.