Topic	Replies	Views	Activity
Using vips from different vendor UVM UVM , VIP , uvm-testbench-verification	1	309	August 29, 2022
DIFFERENCE IN INTERFACE UVM UVM , VIP	1	735	October 23, 2020
UVM UVM UVM , uvc , VIP	3	1530	May 16, 2020
If my monitor samples some data and if ,based on some conditions i need some signal in the interface to be asserted, how can i do that? UVM UVM , VIP , UART	1	743	April 20, 2020
VIP : what all components are needed SystemVerilog SystemVerilog , VIP , components-in-VIP	3	1114	March 18, 2019
How do we connect two different VIPs back to back? UVM UVM , interface , VIP , architecture , USB-30 , back-to-back	1	1211	September 24, 2018
Factory over-ride mechanism for sequence UVM UVM , sequence , VIP , factory-overrides	3	1316	September 20, 2018
Interface Protocol VIP UVM SystemVerilog , UVM , VIP	6	2104	July 24, 2018
VIP design UVM UVM , DUT , VIP	9	1747	July 24, 2018
Push_pull, open drain in verilog UVM UVM , VIP , push_pull , open_drain	2	5336	May 21, 2018
Seminar Notification: Debug & Analysis Verification Techniques - Santa Clara, CA Announcements Announcements , VIP , Formal-Verification , Seminar , Debug , Emulation	0	1669	September 26, 2016
Difference Between SoC Verification and VIP/IP Verification? UVM UVM , SOC , Verification , VIP	1	14368	September 9, 2016
Seminar Notification: UVM Forum - Santa Clara, CA Announcements Announcements , UVM , VIP , Seminar , Debug , Portable-Stimulus	0	2015	November 9, 2015
UVM agents for industry standard busses UVM UVM , VIP , agents , busses , industry-standard	0	1298	October 9, 2014

VIP