DUT
Topic | Replies | Views | Activity | |
---|---|---|---|---|
How to access a DUT signal from a UVM test case class? |
![]() ![]() ![]() ![]() ![]() |
21 | 38748 | April 11, 2023 |
Driving DUT internal signals with bind module |
![]() ![]() ![]() |
2 | 1635 | October 24, 2020 |
Connection between DUT and TB without Interface |
![]() ![]() ![]() |
3 | 1503 | February 22, 2020 |
How to write structural Logic in Class |
![]() ![]() |
2 | 1059 | July 31, 2018 |
VIP design |
![]() ![]() ![]() |
9 | 1854 | July 24, 2018 |
Verification of dut.how to acess |
![]() ![]() |
5 | 1518 | June 29, 2016 |