|
Getting the virtual interface in the test class or in the agent?
|
|
1
|
88
|
October 9, 2025
|
|
Protected registers behavior implementation with RAL
|
|
1
|
82
|
October 8, 2025
|
|
Query on Register wr/rd verification by taking security state into consideration
|
|
2
|
84
|
October 8, 2025
|
|
Random stability with non-random object
|
|
2
|
52
|
October 8, 2025
|
|
Write method as task
|
|
6
|
132
|
October 8, 2025
|
|
Loop to randomize RAL fields across multiple registers
|
|
0
|
53
|
October 8, 2025
|
|
Updating UVM Component properties via Field Automation Macros
|
|
7
|
105
|
October 8, 2025
|
|
Delay in update of mirrored value in explicit prediction
|
|
7
|
101
|
October 8, 2025
|
|
Backdoor Read consumes simulation time
|
|
2
|
148
|
October 8, 2025
|
|
Why my DPI-C failed after using declaring C function - write()?
|
|
7
|
103
|
October 6, 2025
|
|
Trying to cover the following Transition coverage
|
|
0
|
62
|
October 6, 2025
|
|
Doubts on cover property & cover sequence
|
|
0
|
101
|
October 4, 2025
|
|
Driving reset signal correctly
|
|
1
|
97
|
October 6, 2025
|
|
Blocking statement question
|
|
1
|
63
|
October 5, 2025
|
|
Cannot pass struct through uvm_config_db
|
|
3
|
97
|
October 3, 2025
|
|
Assertion for clock gating
|
|
1
|
131
|
October 3, 2025
|
|
How to associate callbacks with analysis ports in a layered UVM protocol for error injection
|
|
0
|
52
|
October 2, 2025
|
|
How to find the functional coverage of a signal which is declared in a module. This module is instantiated 256 times
|
|
6
|
105
|
October 2, 2025
|
|
Best approach to achieve prime number via constraint
|
|
4
|
236
|
October 2, 2025
|
|
Clarification of "processed" wrt including vs importing for compiler directives
|
|
2
|
53
|
October 2, 2025
|
|
Can UPF functions be used in uvm sequence class
|
|
1
|
77
|
September 30, 2025
|
|
Dynamic Array- System Verilog
|
|
1
|
145
|
September 30, 2025
|
|
Strange $sscanf() behavior in string with two hex values with 0x prefixes
|
|
2
|
94
|
September 29, 2025
|
|
Is there a way to get around a generate for loop allowing only one genvar variable
|
|
3
|
89
|
September 29, 2025
|
|
Accessing variables in overridden class
|
|
1
|
69
|
September 29, 2025
|
|
What are different types of temporal Operators in SystemVerilog
|
|
3
|
189
|
September 29, 2025
|
|
Working of edge_expressions
|
|
1
|
58
|
September 28, 2025
|
|
Constraints on array elements
|
|
6
|
4650
|
September 28, 2025
|
|
Facing error when passing arguments in the hierarchy when using $assertoff
|
|
2
|
371
|
September 27, 2025
|
|
NULL mailbox error
|
|
5
|
95
|
September 26, 2025
|