Help about if statement in constraint block

SystemVerilog
, , ,
13

In reply to Reuben:

Instead of manually updating the packet type you can use inline constraint to generate packet of type “cmd == 1’b0”.


pkt.randomize() with {cmd == 1'b0; crc == {...}};