Help about if statement in constraint block

SystemVerilog
, , ,
15

In reply to Reuben:

Yes Naven,Reuben
What I mention is also same but its good practice to use ‘randomize with’.

Regards,
Vinay