Verification Academy
Help about if statement in constraint block
SystemVerilog
constraint
,
if-statement-in-constraint
,
concatenation
,
SystemVerilog
Reuben
May 5, 2014, 11:41am
14
In reply to
Naven8
:
Hi Naven,
Thanks. I think that’s a better solution. :)
show post in topic