Help about if statement in constraint block

SystemVerilog
, , ,
6

In reply to dave_59:

Hi Dave,

Thanks for the tags.

Regarding the solve cmd before data, I did this. Actually I just forgot to include it in my example.
It still didn’t work. The data is still randomized, not concatenating td, addr_inc, and num_rd.