Calculate and compare multiple clock frequencies if the condition met!

[MahD]

In reply to ben@SystemVerilog.us:

Thanks Ben.
Really helpful.
I knew there was a reason for that ref logic clk_in, but not know why facing “Variable input ports cannot be driven”