Calculate and compare multiple clock frequencies if the condition met!

[user49]

In reply to ben@SystemVerilog.us:

I would put the module variables needed for the assertions within the main task.