Comparison of the advantages/disadvantages of using VHDL or Verilog for hardware verification

[jvkodali]

In reply to dave_59:

Thank you Dave, that was very informative.