Comparison of the advantages/disadvantages of using VHDL or Verilog for hardware verification

[jvkodali]

In reply to dave_59:

so is it likee using Verilog or VHDL doesnt matter much when it comes to verification ?