Comparison of the advantages/disadvantages of using VHDL or Verilog for hardware verification

[jvkodali]

In reply to ben@SystemVerilog.us:

But using VHDL or Verilog will help designers verify in the eariler stages of design right.

What are the features in VHDl that makes it good.