All SystemVerilog classes get constructed dynamically. You might have read somewhere that uvm_ component is effectively static after the build phase compared to other classes like uvm_sequence_item and other transactions. That just means the UVM component hierarchy is guaranteed to be stable for the entire test.