Verification Academy
Hierarchical reference from package not allowed
UVM
UVM
,
SystemVerilog
,
Package
Ahmed_Kelany
May 9, 2025, 10:56am
2
Check out this thread
show post in topic