Driving with and without clocking blocks

SystemVerilog
,
5

In reply to dave_59:

Hi Dave,
In the linked code ‘qb’ is a reg but we are continuously assigning the same.
could you please let me know why this code compiles without any issues?

code is here: Your text to link here…

Thanks for the help!