In reply to nipradee: Lot of info https://verificationacademy.com/forums/systemverilog/clocking-block-interface