Constraint

SystemVerilog
2

In reply to avpchandra:

Below code restrict AA to be 16:

class A;
rand bit [23:0] AA;

constraint AA_C {
    AA != 16;
}
endclass