Constraint

SystemVerilog
11

In reply to dave_59:

Thanks Dave, so const casting will add an implicit order on variable and it will retain it’s value from last randomization. Is my understanding correct?

Regards,
Rohit