IMPORTANT NOTICE: Please be advised that the Verification Academy Forums will be offline for scheduled maintenance on Sunday, March 23rd at 4:00 US/Pacific.

packedarray

Topic		Replies	Views	Activity
Is it possible to use "packed array of enum logics" as I/O port of a module? SystemVerilog SystemVerilog , typedef , enum , port , packedarray		2	453	June 19, 2023