We have two domain pd1 at low voltage and pd2 at high voltage, pd1 to pd2 connection has no level shifter, what kind of design bugs and power related bugs can be seen?

SystemVerilog
, , , ,
1

Design bugs could be improper logic conversion like logic high in pd1 getting sampled as a logic low in pd2, so signal transitions does not occur. But what about power bugs?