Hello everyone,
I am currently working on a verification project of an I2C Slave IP using UVM. The IP has an APB interface for registers access, and I am building the testbench from scratch to understand the full UVM flow.
I want to ask for advice on how to structure a testplan and testbench architecture for this project.