Verification Academy
Uvm_object_utils unexpected "SystemVerilog keyword 'typedef'"
UVM
UVM
,
SystemVerilog
,
macro
dave_59
March 15, 2021, 10:06pm
4
In reply to
mreister
:
The class declaration is missing a semicolon ‘;’
show post in topic