SV bind in UVM where a parameter is used

SystemVerilog
, , ,
9

In reply to rsguptaji:

Please explain what “does not work” means. I’m guessing you need to declare meta_ff_q as an output wire instead of the default input.