SV bind in UVM where a parameter is used

SystemVerilog
, , ,
3

In reply to dave_59:

Thank You Dave!
I wish you a Merry Christmas and a Happy New Year!