SV bind in UVM where a parameter is used

SystemVerilog
, , ,
10

In reply to dave_59:

Created the same code in eda playground for the error I am facing.

Please suggest when input/output is declared within clocking blocks of interface, then how do we then bind?