I am trying to understand the way I can write a UVM scoreboard for a DUT(arbiter) with multiple masters and one slave like 3 AXI masters-> DUT-> AXI slave

UVM
, , , , ,
2

In reply to GC:

In yo3masters and 1 lave are connected to this busur case my understanding is different. You have 1 AXI bus interface.