Distributing task calls between SV implementations in "generate" blocks

SystemVerilog
, , ,
4

In reply to simonsabato:
Yes, what you wrote is legal. I think Example 4 in LRM section 27.5 is very similar to what you are doing.

And yes, you can build up config declarations hierarchically.