Checking a clock using SVA

SystemVerilog
, ,
3

In reply to ben@SystemVerilog.us:

Hi Ben,

Don’t you think it is better to use realtime instead of time datatype?
I feel that realtime allows one to reuse of assertions for gate-level simulations.