Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • U2U MARLUG - January 26th
      • Creating an Optimal Safety Architecture  - February 9th
      • The ABC of Formal Verification - February 11th
      • Events Calendar

    • On Demand Seminars

      • I'm Excited About Formal...
      • Visualizer Coverage
      • Formal-based ‘X’ Verification
      • 2020 Functional Verification Study
      • All On-Demand Seminars

    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings

    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
Ask a Question
UVM
  • Home /
  • Forums /
  • UVM /
  • Interview Questions on UVM

Interview Questions on UVM

UVM 5517
#uvm 234 #systemverilog 76
Subbi Reddy
Subbi Reddy
Full Access
53 posts
November 20, 2020 at 5:50 pm

I faced conflict to answer for the below Queries in interview,Please give knowledge in the below listed Queries:

1. don’t want to register a sequence to sequencer. What is the alternate macro to uvm_sequence_utils() macro?
2. For debugging purpose, how to print messages that indicates the components phase?
3. How to use set_config_* for setting variables of sequence?
4. How to fill the gap b/w different objections?
5. How multiple set_config_* are resolved at same hierarchy level and at different hierarchy level?
6. Is it possible to connect multiple drivers to one sequencers ? if yes, then how?
7. What is the disadvantage if sequence is registered to sequencer using utility macros? If sequence is not registered with sequencer, then how to invoke the sequence execution?

Replies

Log In to Reply
Subbi Reddy
Subbi Reddy
Full Access
53 posts
November 25, 2020 at 5:23 pm

In reply to Subbi Reddy:

Quote:
I faced conflict to answer for the below Queries in interview,Please give knowledge in the below listed Queries:

1. don’t want to register a sequence to sequencer. What is the alternate macro to uvm_sequence_utils() macro?
2. For debugging purpose, how to print messages that indicates the components phase?
3. How to use set_config_* for setting variables of sequence?
4. How to fill the gap b/w different objections?
5. How multiple set_config_* are resolved at same hierarchy level and at different hierarchy level?
6. Is it possible to connect multiple drivers to one sequencers ? if yes, then how?
7. What is the disadvantage if sequence is registered to sequencer using utility macros? If sequence is not registered with sequencer, then how to invoke the sequence execution?

Please help me anyone

bl4ckp3rl
bl4ckp3rl
Forum Access
13 posts
November 25, 2020 at 8:55 pm

1 &7 .The `uvm_seuqence_utils(sequencer) was used to register seq to sequencer .This method is deprecated.Drawback is that it hinders re usability and never works for parametrized sequences.

2. phase.get_name()

3.+uvm_set_config* is used to set the configuration value from the command line processor.
Eg ;- +uvm_set_config_int=uvm_test_top.soc_env,mode,5

4.The gap between objections , time between a raise and drop ? it depends on the code following the raise_objection

5.Highest hierarchy wins , when used within build_phase.

6.No sequencer to driver is a one to one connection.

Hope this helps ,if you have more questions pl do post them.

Subbi Reddy
Subbi Reddy
Full Access
53 posts
November 25, 2020 at 9:42 pm

In reply to bl4ckp3rl :
Thank you for responding and also please respond for the below Queries?

1. How to send different sequences frequently for same interface?
2. How to send different sequence_items frequently for same driver
3. How to test 4MB Memory without effect the simulation(halt or stop)?

Solution

Solution

chr_sue
chr_sue
Full Access
3213 posts
November 25, 2020 at 11:56 pm

In reply to Subbi Reddy:

1. You do not send sequences and you do not send them to an interface.
2. The common way is to use a loop with a certain number of cycles. We do not send the seq_items to the driver in the common way. The driver is pulling them from the sequencer.
3. You can write/read to a certain number of addresses. write data can be stored in an assiciative array and can be compared with the corresponding read value from the DUT.

Subbi Reddy
Subbi Reddy
Full Access
53 posts
November 26, 2020 at 12:22 am

In reply to chr_sue:

2. How to send different sequence_items frequently for same driver
correction of the Query: 1. The Driver need to get different sequence_items from different sequences under same sequencer
2. can we use sequence library for this scenario?? At what scenario we can use Sequence library?

3. You can write/read to a certain number of addresses. write data can be stored in an associative array and can be compared with the corresponding read value from the DUT.
correction of the Query: The requirement is each memory address need to check for read and write

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock